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SYSTEM AND METHOD FOR GENERATING
PSUEDO-NOISE SEQUENCES

mathematically shown to provide a rich set of sequences
when their output is recursively fed back into the map. This
is discussed in:
"Chaos: An Introduction To Dynamical Systems", Alligood et al., Springer, N.Y. (1997); and
"Chaotic Electronics in Telecommunications", CRC
Press, Boca Raton, Fla., (2000).
Sequences generated in this way diverge to different
trajectories in a few itterations even though their initial
conditions differ by less than one percent. This behavior
demonstrates that it is straight forward to generate a large
Space of (PN) sequences with nice statistical properties by
quantizing the output of an itterative chaotic map. However,
reliable electronic hardware implementations of chaosbased (PN) sequence generators based on recursion maps
realized by piece-wise linear analog functions and output
quantization have not been possible because of manufacturing problems, such as process variations among different
integrated circuit production lots, transistor mismatches, and
electronic noise. The problem of repeatable and consistent
(PN) sequence generation has recently been addressed in the
literature and an approach has been resented based on
the potential process and mismatch
quantizing the
and Outputs maps. This is
discussed in:
"Chaotic Generation of (PN) Sequences", Dornbusch et
al., IEEE Intl. Symp. on Circuits and Systems, Orlando,
Vol. V, pp. 454, (1999).
The problem which
under this
is that
a
number
inputloutput bits for a
sing1e map stage are possible because
the
the quantization. A1arge number cascaded map stages are
thus required generate long sequences and a rich sequence
Space. This leads increased system
known
are:
"Fully Programmable, Scalable Chaos Based (PN)
Sequence Generation", IEE Electronics Letters, Vol.
36, No. 16, pp. 1371, (2000); and
"CDMA Engineering Handbook", Miller et al., Artech
Nomood, Mass.
A Search
Patents has identified some which are generally relevant, none of which, however, are thought to be
particularly On-pOint.Said Patents are:
Pat
Ishida;
Pat. No.
et
Pat.
Shimada;
Pat. No.
Schroter;
Pat. No. 522912555to Cuomo et
Pat. No. 527962776to Lamp et
U.S. Pat. No. 4,852,023 to Lee et al.;
U.S. Pat. No. 6,031,865 to Kelton et al.;
U,S, Pat, No, 5,943,361 to Gilhousen et al,;
U,S, Pat, No, 6,148,053 to Ozluturk,
In particular, no identifed prior art suggests application of
directly quantized maps,

This Application is a CIP of Provisional Application Ser.
s
No. 601222,521 filed Aug. 2, 2000.
TECHNICAL FIELD

me present invention relates to generation of psuedonoise ( p ~ sequences,
)
and more particularly is a method for
generating psuedo-noise sequences utilizing a system which
is comprised of N directly quantized outputlinput map
containing chaotic map cells, each thereof being in functional
with a combiner means and a shift
register, which system further comprises a quantizer positioned to receive input from the first chaotic map cell, and
in response outputting a (PN) sequence.

10

15

BACKGROUND
20

systems
which

utilize spread spectrum commun~cat~on
techniques, such as Direct-Sequence-Code-~ivision-~ultiple-Access (DS-CDMA), have received increased attention over the last decade as a result of the advantages they
provide in enhancing multiple access capacity in mobile 25
communication systems. In that light, it is noted that an
essential component in spread spectrum communications
systems is a Psuedo-Random or Psuedo-Noise (PN)
Sequence Generator System. Psuedo-Noise (PN) sequences
generated thereby are used at Transmitters to generate 30
wideband signals, and at Receivers to recover narrowband
messages. The performance of (DS-CDMA) systems relies
on the quality of the signal isolation between the many
message signals which share the same frequency band. In
that light it is noted that the presence of many interfering 35
users, good isolation can be established by assigning different users different (PN) sequences, which (PN) sequences
have nearly orthogonal properties with respect to one
another. This, of course, requires the availability of a large
space of (PN) sequences with low cross-correlation proper- 40
ties. Conventional (PN) sequences are typified by the class
of maximal length (rn-) sequences generated by Linear
Feedback Shift Registers (LFSR's). However, the number of
such sequences generated by LFSR's may be insufficient for
wideband (DS-CDMA) systems with a very large number of 45
users. In addition, (LSFR) techniques provide limited flexibility in incorporating security into multiple user systems.
The use of chaotic sequences as spreading waveforms in
DS-CDMA communication systems has been recently proso
posed in articles such as:
"A Chaotic Direct-Sequence Spread Spectrum Communications System", Heidari-Betani et al., IEEE Trans.
on Commun, Vol. 42, pp. 1524, (1994);
"Chaotic Complex Spreading Sequences For Asynchro- 55
nous DS-CDMA, Part 11: Some Theoretical Performance Bounds", Rovatti et al.9 IEEE Trans. Circ. S ~ s . 9
Part I, Vol. 45, No. 4, pp. 496, (1998);
"Non-Average Performance Of Chaos-Based DS-CDMA:
Driving Optimization Towards Exploitable Maps", 60
Mazzini et al., IEEE International Symp. on Circuits
and Systems, Geneva, Vol. 1, pp. 723, (2000).
The inherent capability of generating a large space of
(PN) sequences due to sensitivity dependence on initial
conditions has been the main reason for exploiting chaos in 65
spread spectrum communication systems. Certain one-dimensional chaotic maps exhibit this property and have been

535193736

539103907

535663099
530683872

Need remains for improved systems and method for
generating robust (PN) sequences and rich (PN) sequence
space.
DISCLOSURE OF THE INVENTION
The present invention teaches a novel system for chaos
based psuedo-noise (PN) sequence generation. The
approach is based in creating digital representations of
analog outputlinput chaotic maps by directly quantizing said
maps in order to enable realization of very simple, scalable,
and initial condition programmable circuits that exhibit good
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chaotic behavior while maintaining the robustness associbit(s), one bit of said string of at least one output bit(s)
ated with digital realizations. It is noted that "direct" quanbeing a first psuedo-noise sequence output bit, and
tization indicates that the mapping function itself is quanone bit of said string of at least one output bit(s) is input to
tized, rather than being analog-type piece-wise linear. (See
the input means of the said first m-bit shift register, thereby
FIGS. 3a, 3b and 3c for diagramatic representation of s
sequentially causing bit shifting in each of said N m-bit shift
directly quantized mapping functions). Present inventions
registers so that each of the N combiner means, respectively,
systems can be applied to generate a large space of (PN)
provides new input to each of the N digital chaotic map cells,
sequences with arbitrary lengths, utilizing a wide variety of
to the end that a new input bit is caused to enter said input
architectures and a relatively simple, fully digital implemenmeans of said quantizer;
tation. It should be appreciated that quantized maps form the 10
basic cell building block for present (PN) Generator syssuch that the quantizer output means outputs a psuedo-noise
tems.
sequence of at least one bit(s).
A very basic version of present invention psuedo-noise
The Nth stage comprises, in functional combination:
(PN) sequence generator then comprises N stages, each of
a digital chaotic map cell having input means and output
said N stages comprising a digital chaotic map cell having
means, which digital chaotic map cell performs a
input means and output means, which digital chaotic map
directly quantized outputlinput mapping function;
cell performs a quantized outputlinput mapping function
a
combiner
means comprising at least one input means,
such that a binary input thereto results in a binary output
and an output means;
therefrom. The outputlinput mapping function is a directly
an m-bit shift register having input means and at least one
quantized version of an analog outputlinput map such as a
selection from the group consisting of:
selection from the group consisting of:
parallel
output means; and
tent;
series output means;
single ramp and
multiple ramp.
where a parallel output provides simultaneous access to a
As a more detailed introduction to a present invention N 2s plurality of bits, and a series output sequentially provides
stage psuedo-noise (PN) sequence generator system, (where
access to bits output from said m-bit shift register.
N is at least 2), it should be appreciated that first and second
cOntinying, as mentioned, said psuedo-noise ( p ~ )
stages thereof can each comprise:
sequence generator comprises a quantizer having input and
digital chaotic map cell having input means and output
output means. Said output means of the quantizer is directly,
means, which digital chaotic map cell performs a 30 for N=l, or indirectly through at least a first m-bit shift
directly quantized outputlinput mapping function;
register for N>1, functionally connected to the input means
combiner means which comprises first and second input
of said Nth stage rn-bit shift register, and
means, and output means; and
at least One
the group
rn-bit shift register having input means and parallel output
3
s
parallel
output
means;
and
means and series output means;
series output means;
which psuedo-noise (PN) sequence generator system further
of said Nth stage m-bit shift register is functionally concomprises a quantizer having input and output means.
nected to said first input of the Nth stage combiner means;
Said output means of said quantizer is functionally conand
nected to the input means of said first m-bit shift register, 40 optionally a selection from the group consisting of:
and said parallel output means of each of the (N-1) m-bit
series output means; and
shift registers being functionally connected to the first input
parallel output means;
means of the corresponding combiner means. The series
output means of said Nth stage m-bit shift register is
output means of said first stage m-bit shift register being
functionally connected to the input means of the second 4s functionally connected to a second input means of said
combiner means.
n-bit shift register; and the output of said second digital
chaotic map cell being functionally connected to the second
The output means of said Nth stage combiner means is
input of the first combiner means. The output of the first
functionally connected to said input means of said digital
combiner means being functionally connected to the input of
chaotic map cell; and the output means of said Nth stage
the first digital chaotic map cell; and the output means of
digital chaotic map cell is directly, for N=l, or indirectly
said first digital chaotic map cell being functionally conthrough at least a first digital chaotic map cell for N>1,
nected to said input means of said quantizer. In use:
functionally connected to said input means of said quantizer.
In use:
a. each of said N, m-bit shift registers, is loaded with an
initial m-bits; and
a. said Nth stage m-bit shift register, along with other
present shift registers, are loaded with an initial m-bits;
b. the parallel output of each of the first and second m-bit ss
and
shift registers provides input to first input means of the
first and second combiner means respectively, to which
b. said Nth stage m-bit shift register output provides input
it is functionally connected; and
to the Nth stage combiner means;
such that:
c. said first and second combiner means each, in response
to input(s) thereto, provides an output which is input to
said input means of said corresponding first and second
digital chaotic map cell, respectively, which first digital
chaotic map cell outputs at least one bit which is input
to the quantizer input means, such that said quantizer,
in response, produces a string of at least a one output

60

65

such that:
c. said Nth stage combiner means, in response to input(s)
from said Nth stage m-bit shift register, provides an
output which is input to said input means of said Nth
stage digital chaotic map cell, which Nth stage digital
chaotic map cell outputs at least one bit which causes
a bit to be input to the quantizer input means, such that
said quantizer, in response, produces a string of at least
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one output bit(s), one bit of said string of at least one
output bit(s) being a first psuedo-noise sequence output
bit, and
one bit of said string of at least one output bit(s) causes input
of a bit to the input means of the said Nth stage m-bit shift
register, thereby sequentially causing bit shifting therein to
the end that the bit sequence in the Nth stage m-bit shift
register is changed thereby causing the Nth stage digital
chaotic map cell to output at least one bit;
the result being that the quantizer output means outputs a
psuedo-noise sequence of at least one bit(s).
It should be appreciated that the language:
"a combiner means comprising at least one input means,
and an output means";
is used to provide generic applicability to combiner means
in the last stage, as well as to earlier stages in a present
invention psuedo-noise (PN) sequence generator. Specifically, it should be kept in mind throughout this Specification
that a "combiner means" in other than the last, (ie. Nth),
stage has first and second inputs which, during use, simultaneously receive input from a parallel output of an associated rn-bit shift register and from an output of a next stage
digital chaotic map cell, ~h~ last ( ~ t h )stage can also be
configured to have two inputs, but preferred practice is to
provide only one input from the last (Nth) stage associated
m-bit shift register to the Nth stage combiner means, which
Nth stage combiner means, it must be understood, can be a
means, which gate means can be nothing more than a wire
connection directly between the input of the Nth stage
digital chaotic map cell and the associated Nth stage m-bit
shift register.
In addition it is specifically noted that the rn-bit shift
register at least one selection from the group consisting of:
parallel output means; and
series output means;
indicates that outputs from an m-bit shift register are available that allow simultaneous access to a plurality of bits, and
to a sequential stream of bits one by one. In the later case,
such sequential bits typically feed into a m-bit shift register
which provides a parallel output.
Moving along, more specifically a present invention
psuedo-noise (PN) sequence generator system comprises at
least one digital chaotic map cell having input means and
output means, which digital chaotic map cell performs a
directly quantized output/input mapping hnction, Given a
digital input a present invention digital chaotic map cell
provides a digital output. It is noted that Analog Mapping
Cells which perform similar output/input functions are
or multiple
known, and provide such as a "tentn or
rampn mapping functions which are modeled by piece-wise
linear lines. In the analog setting, within limits, any value of
input can continuously provide any value of output, depending on the mapping function, The present chaotic mapping
cell, however, provides mapping functions which "step"
from one level to another, and to the Inventor's knowledge
such a Directly Quantized digital chaotic mapping cell has
not been previously known or reported, For additional
insight it is noted that digital quantization can be visualized
as providing a set of "stair steps" rather than a continuous
ramp, for instance. As a functional example, given an eight
bit input, then any of 256 input values, (ie, Z8=256), are
possible, and likewise, assuming a single ramp digital chaotic map cell, it functions to return any of 256 output values.
Similar Analog maps provide a continuum of inputs and

6
outputs, within limits. If a dual ramp or tent mapping
function is involved, some of the output values are, of
course, "degenerate" in the sense that a single output value
is provided for
than One
Continuing, as a simple example, it should be appreciated
that a Present invention single stage psuedo-noise (PN)
sequence generator system can be described as comprising:
a digital chaotic map cell having input means and output
means, which digital chaotic map cell performs a
10
directly quantized outputlinput mapping function;
a combiner means comprising at least first input means,
and an output means;
an m-bit shift register having input means having at least
IS
on selection from the group consisting of:
parallel output means; and
series output means; and
a quantizer having input and output means,
20
In said single stage psuedo-noise (PN) sequence generator
the Output means
said quantizer is
connected to the input means of said m-bit shift register.
Further, said parallel output means or said series output
25 means of said m-bit shift register is functionally connected
to the first or second input means of said combiner means.
Note that, as in all but the "last" stage of a present invention
psuedo-noise (PN) sequence generator system, the parallel
output means of the m-bit shift register can be functionally
30 connected to the first input means of the associated stage
combiner means, and the series output means of the m-bit
shift register and simultaneously be functionally connected
to the second input means of the associated combiner means,
but in a ''last" stage of a present invention psuedo-noise (PN)
35 sequence generator system it is preferred that the combiner
be what might be termed a "gate" which functionally
provides only one connection between the associated m-bit
shift register and the combiner means. In fact, the combiner
means of the last stage can be substantially nothing more
40 than a direct connect wire. Continuing, in the presently
described single stage system, said output means of said
combiner means is functionally connected to said input
means of said digital chaotic map cell, and said output
means of said digital chaotic map cell is functionally con45 nected to said input means of said quantizer. In use said
m-bit shift register is loaded with an initial m-bits; and said
m-bit shift register provides input to the combiner means
first andlor second input means. This leads to said combiner
means, in response to inputs from the parallel andlor series
so outputs of said m-bit shift register, providing an output
which is input to said input means of said digital chaotic map
cell, which digital chaotic map cell outputs at least one bit
which is input to the quantizer input means, such that said
q~antizer,in response, produces a string of at least a one
ss output bit(s), one bit of said string of at least one output
bit(s) being a first ps~edo-noisesequence output bit. Further,
one bit of said string of at least one output bit(s) is input to
the input means of the said m-bit shift register, thereby
sequentially causing bit shifting therein to the end that the
60 last bit in the m-bit shift register is caused to exit said
sequential output thereof, such that the quantizer output
means outputs another ~suedo-noise sequence bit. Of
course, this is repeated at least twice, and typically many
times to provide any length string of psuedo-noise desired.
65
It is emphasized that in the present invention single stage
system the preferred combiner means comprises a single
direct functional connection between the m-bit shift register
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7
and the digital chaotic map cell, (ie. it is a gate which selects
a parallel or series output of the m-bit shift register, or can
be but a simple a wire).
A two stage psuedo-noise (PN) sequence generator system can be described as comprising:
first and second digital chaotic map cells each having
input means and output means, which digital chaotic
map cells each perform directly quantized outputlinput
mapping functions;
first and second combiner means, which each comprise at
least one input means and an output means;
first and second m-bit shift registers, each having input
means and at least one selection from the group consisting of:
parallel output means; and
series output means; and
a quantizer having input and output means.
As before, the output means of said quantizer is functionally connected to the input means of said first m-bit shift
register; the parallel output means of said first m-bit shift
register is functionally connected to the first input means of
said first combiner means. Aseries output means of said first
m-bit shift register is functionally connected to the input
means of said second m-bit shift register. The output means
of said first combiner means is functionally connected to
said input means of said first digital chaotic map cell, and the
output means of said first digital chaotic map cell is functionally connected to said input means of said quantizer.
Further, a parallel output means or series output means of
said second m-bit shift register is functionally connected to
an input means of said second combiner means. As in the
single stage case, a parallel output of the second stage m-bit
shift register can be functionally connected to a first input
means of said second stage combiner means and simultaneously a series output means of said second m-bit shift
register be functionally connected to a second input means
of said second combiner means, but preferred practice is to
use only one of said connections. The output means of said
second combiner means is functionally connected to said
input means of said second digital chaotic map cell; and the
output means of said second digital chaotic map cell is
functionally connected to said second input means of said
first combiner means. (Note, the input means and output
means of the second stage combiner means can be simply
ends of a wire which provides functional interconnection.
That is the terminology "combiner means" can encompass a
modulo-2 adder or a hard wire connection, and other systerns). In use said first and second m-bit shift registers are
loaded with an initial m-bits; and said first and second m-bit
shift register outputs provide, respectively, input to the first
and second combiner means, in response to inputs to said
inputs each of the first and second combiner means provides
an output which is input to said input means of said first and
second digital chaotic map cell, respectively, which first
digital chaotic map cell outputs at least one bit which is input
to the quantizer input means, such that said quantizer, in
response, produces a string of at least a one output bit(s), one
of said string of at least one output bit(s) being a first
psuedo-noise sequence output bit, and one bit of said string
of at least one output bit(s), (can be the same psuedo-noise
(PN) sequence bit just identified), is input to the input means
of the said first m-bit shift register, thereby sequentially
causing bit shifting in said first and second m-bit shift
registers. As in the single stage case said procedure is
typically repeated at least once such that the quantizer output
means outputs a psuedo-noise sequence of more than one
bit(s).

At least the first combiner means preferably comprises:
summation-and-divide-by-two means;
m-bit shift register accessed by said second input thereto;
means for accepting m-bits from said first input thereto;

s such that in use each said summation-and-divide-by-two

10

means is provided binary inputs from both said:
m-bit shift register accessed by said second input thereto;
and
means for accepting m-bits from said first input thereto;

and provides an m-bit binary half-sum thereof at its output.
For insight, three, four and " N stage present invention
psuedo-noise (PN) sequence generator system will also be
recited, but it is to be understood that any number of stages
IS can be present and remain within the scope of the present
invention.
A three stage psuedo-noise (PN) sequence generator system comprises:
first, second and third digital chaotic map cells each
20
having input means and output means, which digital
chaotic map cells each perform directly quantized
outputlinput mapping functions;
first, second and third combiner means, which each comprise at least first input means and an output means;
25
first, second and third m-bit shift registers, each having
input means and at least one selection from the group
consisting of:
parallel output means; and
series output means; and
30
a quantizer having input and output means.
The output means of said quantizer is functionally connected to the input means of said first m-bit shift register.
The parallel output means of said first m-bit shift register is
functionally connected to the first input means of said first
35 combiner means; and said series output means of said first
m-bit shift register is functionally connected to the input
means of said second m-bit shift register. The output means
of said first combiner means is functionally connected to
said input means of said first digital chaotic map cell, and
40 said output means of said first digital chaotic map cell is
functionally connected to said input means of said quantizer.
Continuing, the parallel output means of said second m-bit
shift register is functionally connected to the first input
means of said second combiner means; and the series output
45 means of said second m-bit shift register is functionally
connected to the input means of said third m-bit shift
register. The output means of said second combiner means
is functionally connected to said input means of said second
digital chaotic map cell. The output means of said second
so digital chaotic map cell is functionally connected to said
second input means of said first combiner means. Aparallel
or serial output means of said third m-bit shift register is
functionally connected to the first or second input means of
said third combiner means. The output means of said third
ss combiner means is functionally connected to said input
means of said third digital chaotic map cell; and said output
means of said third digital chaotic map cell is functionally
connected to said second input means of said second combiner means. In use said first, second and third m-bit shift
60 registers are loaded with an initial m-bits; and said first,
second and third m-bit shift register parallel outputs provide,
respectively, input to the first, second and third combiner
means first input means. The result is that said first, second
and third combiner means, in response to inputs thereto,
65 each provide an output which is input to said input means of
said first, second and third digital chaotic map cell, respectively. The first digital chaotic map cell outputs at least one

bit which is input to the quantizer input means, such that said
means of said third digital chaotic map cell, and said output
quantizer, in response, produces a string of at least one
means of said third digital chaotic map cell is functionally
connected to said second input means of said second comoutput bit(s), one bit of said string of at least one output
bit(s) being a first psuedo-noise sequence output bit, and one
biner means. The parallel output means andlor the series
bit of said string of at least one output bit(s) being input to s output means of said fourth m-bit shift register is functionthe input means of the said first m-bit shift register, thereby
ally connected to the first andlor second input means of said
sequentially causing bit shifting in said first, second and
fourth combiner means. (Note it is within the scope of the
third m-bit shift registers. Said procedure is typically
present invention to provide functional connection between
repeated many times such that the quantizer output means
the parallel output of the fourth m-bit shift register to the first
outputs a psuedo-noise sequence of at least one bit(s), and 10 input means of the fourth combination means, and the serial
typically many bits.
means of the fourth m-bit shift register to the second input
The preferred first and second combiner means can each
means of the fourth combination means, however, preferred
comprise:
practice is to provide a direct functional connection between
summation-and-divide-by-two means;
one output of the fourth m-bit shift register and the input of
m-bit shift register accessed by said second input thereto; IS the fourth digital chaotic map cell). The output means of said
means for accepting m-bits from said first input thereto;
fourth combiner means is functionally connected to said
input means of said fourth digital chaotic map cell, and the
such that in use each said summation-and-divide-by-two
output means of said fourth digital chaotic map cell is
means is provided binary inputs from both said:
functionally connected to said second input means of said
m-bit shift register accessed by said second input thereto;
20 third combiner means. In use said first, second, third and
means for accepting m-bits from said first input thereto;
fourth m-bit shift registers are each loaded with an initial
m-bits; and said first, second, third and fourth m-bit shift
and provides an m-bit binary half-sum thereof at its output.
register outputs provide input(s) to the first, second, third
The preferred third combiner means is a gate, or hard wire
and fourth combiner means input means such that said first,
connection for providing one output from the third m-bit
25 second, third and fourth combiner means, in response to
shift register to the third digital chaotic map cell.
A four stage psuedo-noise (PN) sequence generator sysinputs thereto, each provide an output which is input to said
tem comprising:
input means of said first, second, third and fourth digital
first, second, third and fourth digital chaotic map cells
chaotic map cell, respectively, which first digital chaotic
each having input means and output means, which
map cell, in response, outputs at least one bit which is input
digital chaotic map cells each perform directly quan- 30 to the quantizer input means, such that said quantizer, in
response, produces a string of at least one output bit(s), one
tized outputlinput mapping functions;
first, second, third and fourth combiner means which each
bit of said string of at least one output bit(s) is a first
psuedo-noise sequence output bit, and one bit of said string
comprise at least a first input means, and an output
of at least one output bit(s), (which can be the same bit as
means;
first, second, third and fourth m-bit shift registers, each 35 a psuedo-noise (PN) bit just identified), is input to the input
means of the said first m-bit shift register, thereby sequenhaving input means and at least one selection from the
tially causing bit shifting in said first, second, third and
group consisting of:
fourth m-bit shift registers. Said procedure is typically
parallel output means; and
repeated many times such that the quantizer output means
series output means; and
40 outputs a psuedo-noise sequence of at least one bit(s), and
a quantizer having input and output means.
The output means of said quantizer is functionally contypically many such bits.
nected to the input means of said first m-bit shift register.
~ h preferred
,
first, second and third combiner means can
The parallel output means of said first m-bit shift register is
each comprise:
functionally connected to the first input means of said first
summation-and-divide~by-twomeans;
combiner means; and said series output means of said first 45
m-bit shift register accessed by said second input thereto;
m-bit shift register is functionally connected to the input
means for accepting m-bits from said first input thereto;
means of said second m-bit shift register. Said output means
of said first combiner means is functionally connected to
such that in use each said summation-and-divide-by-two
said input means of said first digital chaotic map cell, and
means is provided binary inputs from both said:
said output means of said first digital chaotic map cell is so
m-bit shift register accessed by said second input thereto;
functionally connected to said input means of said quantizer,
means for accepting m-bits from said first input thereto;
The parallel output means of said second m-bit shift register
is functionally connected to the first input means o f said
and provides an m-bit binary half-sum thereof at its output.
second combiner means; and said series output means of
AS described for the last stage of the two and three stage
said second m-bit shift resister is functionallv connected to ss
Systems, the preferred fourth combiner means is a gate, or
the input means of said thyrd m-bit shift regis;er. The output
hard wire connection for providing one output from the third
means of said second combiner means is functionally conm-bit shift register to the fourth digital chaotic map cell.
netted to said input means of said second digital chaotic map
cell, and said output means of said second digital chaotic
It should be apparent that an output means of a last m-bit
map cell is functionally connected to said second input 60 shift register is functionally connected to an input means of
means of said first combiner means. The parallel output
the associated last combiner means, rather than to the input
means of said third m-bit shift register is functionally
of the sequentially next m-bit shift register, as is the case
connected to the first input means of said third combiner
with preceding stage m-bit shift register outputs. Hence
means; and the series output means of said third m-bit shift
when a stage is added a sequential output of the last then
register is functionally connected to the input means of said 65 existing stage m-bit shift register is disconnected from the
fourth m-bit shift register. The output means of said third
input of the then last existing combiner means and another
combiner means is functionally connected to said input
stage comprised of:
-

-
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a digital chaotic map cell having input means and output
chaotic map cell is functionally connected to said input
means, which digital chaotic map cell performs a
means of said quantizer, such that in use:
directly quantized outputlinput mapping function;
a. each of said N, m-bit shift registers, is loaded with an
a combiner means comprising at least a first input means,
initial m-bits; and
5
and an output means;
b. each of the N, m-bit shift registers provides input to the
an m-bit shift register having input means and parallel
first input means of the combiner means to which it is
output means and series output means;
functionally connected; and
is added, with an output means of the new m-bit shift register
such that:
then being functionally connected to an input means of the lo
said N combiner means each, in response to input(s)
added combiner means.
thereto, provides an output which is input to input
From the above recitation, it should be obvious that any
means of said corresponding Nth digital chaotic map
number of stages can be added to a present invention
cell, respectively, which first digital chaotic map cell
psuedo-noise (PN) sequence generator system, and in genoutputs at least one bit which is input to the quantizer
era1 N stages can be present. In general, a present invention
input means, such that said quantizer, in response,
N stage psuedo-noise (PN) sequence generator system comproduces a string of at least a one output bit(s), one of
prises:
said string of at least one output bit(s) being a first
N digital chaotic map cells each having input means and
psuedo-noise sequence output bit, and
output means, which digital chaotic map cells each
one bit of said string of at least one output bit(s) is input to
perform directly quantized output~inputmapping func20 the input means of the said first m-bit shift register, thereby
tions;
sequentially causing bit shifting in each of said N m-bit shift
N combiner means which each comprise at least a first
registers, so that each of the remaining (N-1) combiner
input means, and an output means;
means, respectively, provides input to each of the remaining
N m-bit shift registers, each having at least one input
(N-l) m-bit shift registers;
means and at least one selection from the group con25
sisting of:
such that the quantizer output means is caused to output a
parallel output means; and
psuedo-noise sequence of at least one bit(s).
series output means; and
All but the Nth combiner means preferably each coma quantizer having input and output means.
prise:
The output means of said quantizer is functionally con- 30
summation-an~-~ivi~e-~y-two
means;
nected to the input means of said first m-bit shift register,
m-bit shift register accessed by said second input thereto;
and said ~aralleloutput means of each of the first to the
means for accepting rn-bits from said first input thereto;
(N-lth) m-bit shift register being functionally connected to
such
that in use each said summation-and-divide-by-two
the first input means of the corresponding Nth combiner
means. The series output means of said 1st m-bit shift 35 means is provided binary inputs from both said:
m-bit shift register accessed by said second input thereto;
register being functionally connected to the input means of
means for accepting m-bits from said first input thereto;
the (N-(N-2)) m-bit shift register; and the series output
means of said (N-(N-2) m-bit shift register being functionand provides an m-bit binary half-sum thereof at its output.
ally connected to the input means of the (N-(N-3)) m-bit
The preferred Nth combiner means is a gate, or simply a
shift register. This progression continues to the point that the
series output means of the (N-l)th m-bit shift register is 40 wire for providing output from the Nth m-bit shift register to
the input means of the Nth digital chaotic map cell.
functionally interconnected to the input of the Nth m-bit
A parallel psuedo-noise (PN) generating system comshift register. A selection from the group consisting of:
prises:
parallel output means; and
A. at least two present invention psuedo-noise (PN)
series output means;
45
sequence generator
systems as described above; and
of said Nth m-bit shift register is functionally connected to
B. control or combiner means for controlling access to the
a selection from the group consisting of:
quantizer output means of said psuedo-noise (PN)
first input means; and
sequence generator systems.
second input means;
With this version, each present psuedo-noise (PN) gen50
erator performs its function independently, and the control or
of said Nth combiner means.
combiner means determines contribution to the psuedoThe output means of said Nth combiner means is funcnoise (PN) sequence being generated.
tionally connected to said input means of said Nth digital
A series P
~(PN) generating
~
system ~
~
chaotic map cell, and said output means of said Nth digital
A.
at
least
One present invention psuedo-noise (PN)
chaotic map cell is functionally connected to said second 55
sequence generator systems as described above; and
input means of the (N-1)th combiner means. The output
B. control means for selecting how many stages, N, the
means of said (N-1)th combiner means is functionally
psuedo-noise (PN) sequence generator system comconnected to the input means of the (N-1) digital chaotic
prises at a given time.
map cell, and the output means of said (N-1)th digital
With this version, the control means determines the
chaotic map cell is functionally connected to the second 60
number of stages, N, of the (PN) sequence generator system
input means of the (N-2) combiner cell. The output means
at a time, which number of stages can change between
of said (N-2)th combiner means is functionally connected to
generation of an Xth bit and an (X+lst) bit of a (PN)
the input means of the (N-2) digital chaotic map cell. This
sequence.
interconnection progression continues to the point that the
A variation of the present invention system involves
output means of the (N-(N-2))th combiner means is func- 65
tionally connected to the input means of the 1st digital
causing, at the step of loading initial conditions into an m-bit
chaotic map cell. The output means of said first digital
shift register (SRX), applying the output of a digital chaotic

,,
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map cell associated with another m-bit shift register (SRY)
FIGS. 3a, 3b and 3c demonstrate, respectively, in the
to set the initial conditions in the m-bit shift register (SRX).
context of digital chaotic map cells, dual directly quantized
ramp mapping, single ramp mapping and tent mapping
It is emphasized that a Combiner means, particularly
functional characteristics.
which is not the last Nth stage, can be a binary summation
FIG. 4 shows a structure employing four cells with 32-bit
system for adding inputs to the first and second inputs as 5
initial condition.
previously described, while in a last stage the combiner
FIGS. 5a and 5b display a loo-long tmncated sample
means is preferably a gate or wire means functional intertrajectory pair generated by the four cell architecture, demconnection to pass binary digits from only one input from an
onstrating the sensitive dependence on initial conditions.
associated rn-bit shift register, or can be a system for
FIGS. 6a and 6b depict normalized auto-correlation and
acting on the first and/or second inputs thereto, 10
Amethod of the present invention comprises the steps of:
cross-correlation plots, respectively, for typical sequences
generated by this architecture.
a. providing a present invention psuedo-noise (PN)
FIG. 7 demonstrates a system in which the number of
sequence generator system as described above;
cells that are cascaded varies over short time periods.
b. loading initial bits into each of the m-bit sequential shift
FIG,
shows the diagram of this scheme where a
registers; and
modulo-2 summation is performed at the output.
c. accessing a stream P
~ (PN) Output~ bits at
~ FIG. 9 shows
~ that the output
~
of a preceding
(PN)~ sequence ~
the output means of said quantizer.
generator can be caused to load the initial condition register
Finally, it should be appreciated that langauge such as:
of a subsequent (PN) generator stage.
FIGS. 10a and l o b display the first 100 iterations of one
"which first digital chaotic map cell, in response, outputs 20
of the several trajectory pairs generated by the hierarchial
at least one bit which is input to the quantizer input
cascade architecture shown in FIG. 9.
means, such that said quantizer, in response, produces
FIGS. l l a and l l b display 4,096 point truncated auto and
a string of at least one output bit(s), one bit of said
cross-correlation plots of sample sequences obtained from
string of at least one output bit(s) is a first psuedo-noise
sequence output bit, and one bit of said string of at least 25 the architecture with a chaotically varied number of cells.
FIG. 12 shows that the circuit for the chaotic cell can be
one output bit(s), (which can be the same bit as a
reduced to a binary full-adder with an ignored carry output
psuedo-noise (PN) bit just identified), is input to the
bit.
input means of the said first m-bit shift register, thereby
FIGS. 13a and 13b show the robustness of the present
sequentially causing bit shifting in said first, second,
30 invention (PN) sequence generator and that computer simuthird and fourth m-bit shift registers";
lation and circuit output results are in perfect agreement.
is not to be interpreted to preclude or limit the use of bit(s)
FIG, 14 shows simulated results for acquisition perforoutput from the quantizer to one single bit. That is, the word
mance (pd) vs. probability of false alarm (Pfa) for chaotic
"one" is not to be read as limiting, but to mean that while
sequences with 32 bit initial conditions and 32 bit m-seprefered practice
One bit,
than One bit can 35 quences, respectively, for the case of 30 interfering users in
utilized as described. Unless the result would be nona (DS-CDMA) environment,
functional, this approach to language interpretation is to be
generally applied throughout this Specification and claims.
DETAILED DESCRIPTION
The present invention will be better understood by reference to the detailed Description Section of this Specifica- 40
The following is derived from a paper written by the
tion, in conjunction with the Drawings.
Inventors, and is included to provide insight to present
invention systems architecture and operations.
SUMMARY OF THE INVENTION
Present invention systems for repeatable chaos-based
(PN) sequence generation result from application of digital
It is therefore a purpose and/or objective of the present 45 chaotic map cells which are realized by direct, (ie. the
outputlinput function is directly quantized as exemplified by
invention to teach a system which is comprised of "N
FIGS. 3a, 3b and 3c, as compared to, for instance, quantizstages of directly quantized outputlinput map containing
ing an output signal which is processed by an outputlinput
chaotic map cells.
function
map cell having a continuous analog characterisIt is another purpose
objective of the present
O u t ~ u t l i nmaps.
~ut
said
invention to teach a method for generating psuedo-noise 50 tic), quantization
directly
quantized
maps
as
system
building
blocks
enables
sequences utilizing a system which is comprised of "N"
digita1
of chaotic sequence generators
stages of directly quantized output/input map containing
which
are
initial
condition
programmable, scalable and
chaotic map cells, each thereof being in functional combirobust in the face of manufacturing parameter variations and
nation with combiner means, a shift register, which system
noise.
further comprising a quantizer positioned to receive input 55
Turning now to FIG. 1, there is shown a single digital
from the first of the N stages.
chaotic map cell using an m-bit directly quantized chaotic
Other purposes andlor objectives will become apparent by
map (DCMC). Also shown are a Combiner means (C) with
reference to the Specification and the claims.
FIG. 1 shows a Shift1
First (11) and Second (2nd), invuts.
60 Scaler (SS) which is applied to control the m-bit string
BRIEF DESCRIPTION OF THE DRAWINGS
length, when, for instance, the Combiner means (C) adds
two binary numbers and the result includes a carry-bit. Said
FIG. 1 shows a single chaotic cell using an m-bit directly
shift1scaler (SS) can be a divide-by-two circuit, ~t is of
quantized chaotic map cell.
benefit, at this time to note that FIG. 3a includes such a
FIG. 2 shows a present invention " N stage psuedo-noise 65 divide-by-two ShiftIScaler (SS), and further demonstrates a
(PN) sequence generator system, including shift registers
Dual Quantized Ramp Mapping which might characterize its
(SR1) (SR2) and (SRN) in a feedback path.
outputlinput function, and that FIGS. 3b and 3c demonstrate
\
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Single Ramp and a Tent directly quantized mapping, which
the result being that binary chaotic (PN) sequences are
are two possible alternatives to the Dual Quantized Ramp
yielded. It should be noted that this type of feedback results
Mapping shown in FIG. 3a. Other directly quantized mapin a cascade of shift registers (SRl), (SR2) (SR3) and (SR4),
ping is also possible. It should be intuitively apparent that a
which beneficially enables series initial condition programsmall number of quantization levels allows realization of a s mability. In the FIG. 4 system, a logic circuit (LCC) is also
present invention digital directly quantized chaotic map cell
present to provide controls for the initial condition loading
with minimal hardware complexity, however, it must also be
and sequence generation modes. If longer sequences, or a
appreciated that, in contrast to continuous coding ability in
larger number of sequences are required, said architecture
analog maps, a small number of quantization levels is
can be scaled to allow for more cascades in a straight
associated with limited encoding capability. As will become 10 forward manner. The FIG. 4, four stage digital directly
quantized chaotic cell architecture has been modeled at the
apparent herein, the present invention improves the statistical properties of generated (PN) sequences by employing
logic gate level to show that the directly quantized realizafeedback in systems comprising cascades of digital chaotic
tion retains the chaotic properties of the underlying original
analog map. Several chaotic trajectory pairs that have one bit
map cells. FIG. 2 shows a present invention " N stage
psuedo-noise (PN) sequence generator system, including IS differences ranging from the Least Significant Bit (LSB) to
the Most Significant Bit (MSB) in their initial conditions
shift registers (SR1) (SR2) and (SRN) configured in such a
non-linear feedback path. Note that the serial (S) output of
have been generated by taking the 8-bit output of cell 1in
m-bit shift register is optionally shown functionally conFIG. 4. The trajectories have been observed to diverge
nected to the Nth digital chaotic map cell, and it is emphaquickly and remain that way for at least 4,000,000 iterations.
sized that this is not preferred. The last stage of any present 20 FIGS. 5a and 5b display a 100-long truncated sample
invention digital chaotic map cell (DCMCN) preferably has
trajectory pair generated by the four digital directly quanonly one input, which can be the serial (S) or parallel (P)
tized chaotic cell architecture, demonstrating the sensitive
output of the Nth m-bit shift register (SRN). Which is
dependence on initial conditions. In this example, the LSB
elected will depend on the specific realization of a combiner
of the first digital directly quantized chaotic cell has been
means and what it is programmed to do. For instance, as one 25 changed, whereas all other initial condition bits have been
example, a combiner means might be configured to receive
kept the same. Next, in order to access the statistical
a plurality of input bits simultaneously from the associated
performance or the (PN) generator, the output sequences
m-bit shift register, or a combiner means might contain an
have been characterized with respect to their auto-correlainternal m-bit shift register into which bits are sequentially
tion, cross-correlation and balance properties. For this purentered, from which internal m-bit shift register a plurality 30 pose, 10,000 thirty-two (32)-bit initial conditions have been
of bits can be simultaneously accessed.
randomly generated and correlations of all the resulting
During a sequence initialization phase, the contents of
sequence combinations have been tested to explore the
present shift registers can be loaded with binary words that
sequence space. FIGS. 6a and 6b depict normalized autoact as the initial condition inputs to m-bit directly quantized
correlation and cross-correlation plots, respectively, for typidigital chaotic map cells, effectively yielding Nxm program- 35 cal sequences generated by this architecture. The plots are
mable bits. Hence, present invention system design allows
based on truncated correlation computations using a window
for directly exploiting the sensitive dependence of chaotic
of length 1,024. In these simulations, all of the sequences
exhibited the behavior shown in FIG. 6 while being fully
maps on such initial conditions. As long as the parameters
for quantization and feedback scaling are properly chosen,
balanced with respect to the one and zero counts in the
simple implementations can give rise to very long and 40 sequence. In addition, 50 random initial conditions have
statistically well-behaved sequences. It is also noted that the
been used to observe the long sequence generation capabilpresent invention provides that in addition to the internal
ity of the architecture. In particular, 4,000,000-long (PN)
direct quantization of the maps in the digital quantized map
sequences have been generated using the random initial
cells, the output of the cascade of such cells can also be more
conditions. All the resulting sequence combinations have
45 been exhaustively tested for correlation and balance propcoarsely quantized.
Herein, the 2x (modulus 1) map with 8-bit quantization is
erties, which have yielded results similar to the truncated
used to demonstrate validity of the present invention
sequences.
approach. It follows that the same map can be re-scaled as
Continuing, a number of hardware architectures utilizing
2x (modulus 256) for full digital implementation. As mendirectly quantized chaotic maps are possible utilizing structioned, FIG. 3a shows a block diagram of a digital directly SO tures which are easily cascaded and reconfigured into arbiquantized chaotic cell using a quantized version of the 2x
trarily complex sequence (PN) sequence generators. The
(modulus 1) map. Said digital directly quantized chaotic cell
following distinct architectures:
can be used in a present invention (PN) sequence generator
Cascades with varying numbers of digital directly quansystem. The FIG. 3a digital directly quantized chaotic cell
tized chaotic map cell;
accepts inputs from a previous stage as well as from a 55
Parallel arrays of (PN) Sequence generators; and
feedback register with 8-bit data widths. In the present
Hierarchical Cascades of (PN) Sequence Generators;
example, a multiple free scaling operation, (ie. divide by 2),
are identified to provide insight into creation of complex
is also performed for preserving the 8-bit data range in the
(PN) sequences generators with Low Probability of Intercept
overall architecture. Based on this cell, it is possible to
generate arbitrarily long sequences by exploiting the scale- 60 (LPI) and multi-user security.
ability feature of the direct quantization technique. For
Regarding cascades with varying numbers of digital chainstance, a structure employing four digital quantized chaotic map cells, said architectures employ a scheme in which
the number of digital directly quantized chaotic cells that are
otic cells (DCMCl), (DCMD2), (DCMC3), (DCMC4), each
with 32-bit initial condition is shown in FIG. 4. In the FIG.
cascaded varies over short time periods. This can be
4 structure the output quantization is achieved by taking the 65 achieved by employing another sequence generator whose
Most Significant Bit (MSB) of the output of first digital
initial condition vector determines the trajectory with which
the number of cascades are controlled in a chaotic fashion.
quantized chaotic cell (DCMCl) as the feedback bit, with

A representative scheme illustrating this concept is disIn this test circuit, cells 1 , 2 and 3 are identical whereas cell
played in FIG. 7. The architecture in FIG. 7 is built around
4 is only composed of a shift register, since an adder is not
a logic controller driven by a (PN) sequence generator
required. In addition to the chaotic cells, the test chip also
(PNCS). The (PN) sequence generator controller (PNCS)
houses logic for serial initial condition programming and
handles the configuration of interconnections among the s controlcircuitry for telescopically configuring the number of
various digital quantized chaotic cells (DCMC1)
cascaded cells either as three or four. The total number of
(DCMC2) . . . (DCMC3)-(DCMC16), with the number of
transistors used for this design is approximately 2000, and
cascades ranging between a minimum of three and a maxithe core of the test chip die occupies an area of about 1750
mum of sixteen. It should be noted that the maximum
microns square.
number of digital directly quantized chaotic cells can be set 10 The prototype test chip has been successfully tested, and
arbitrarily high for more complexity.
the result justified the present invention design approach.
Regarding parallel arrays of (PN) Sequence generators,
Functional test results have shown that the direct quantizaFIG. 8 shows a diagram of a scheme where a modulo-2
tion approach and the resulting hardware reduction yield
summation is performed at the output (CO). As in the
accurate and reliable chaotic (PN) sequence generation. The
cascaded architecture, a PN Sequence Generator Controller 15 robustness of the present invention (PN) sequence generator
(PNCP) determines the contribution of each parallel (PN)
is demonstrated by FIGS. 13a and 13b. It is clear from said
generator to the final output by a chaotic trajectory, which is
FIGS. 13a and 13b that the computer simulation and circuit
initial condition programmable. The maximum number of
output results are in agreement, with the only difference
parallel (PN) sequence generators investigated to date is
being that only slight pulse shape differences are noticeable.
eight, (ie. (FCC1-FCCS), and it is to be noted that the 20 Since the underlying implementation is digital, the agreenumber of parallel sequence (PN) generators contributing to
ment between the simulated system and the actual system is
the output at any time can be determined by another chaotic
easily obtained. This is not necessarily the case with analog
(PN) sequence generator (FCP).
chaotic architecture implementations. Moreover, the protoRegarding hierarchical cascades of (PN) Sequence Gentype chip has been tested to operate reliably with clock rate
erators, FIG. 9 shows that the output of a preceding (PN) 25 in excess of 30 MHz. This suggests that the (PN) sequence
sequence generator can be caused to load the initial condigenerator architecture will easily achieve higher switching
tion register of a subsequent (PN) generator stage. The serial
rates if the design is scaled for a sub-micron CMOS techinitial condition programability of this architecture enables
nology.
a cascade while the output stage is clocked at a chipping rate
As identified in the Background Section, previous
in order to generate different (PN) sequences. Language 30 researchers have observed that the statistical properties of
describing setting of initial conditions is to be interpreted to
chaotic sequences are similar to those of conventional (PN)
include such a non-limiting practice.
sequences. Thus, chaotic sequences may be useful in appliThe operation of said architectures has been modeled at
cations that utilize traditional (PN) sequences. In that light
the logic gate level and the output (PN) sequences have been
it is useful to compare the statistical properties of the
exhaustively tested using both the initial condition sensitiv- 35 sequences generated by the architecture described earlier
ity and correlation analysis. FIGS. 10a and lob, for
herein, with those of conventional (PN) sequences. The
instances display the first 100 iterations of one of the several
utility of the chaotic sequences is then explored through an
trajectory pairs generated by the hierarchial cascade archiapplication to an asynchronous (DS-CDMA) system in the
presence of Channel Interference (CI). In order to compare
tecture shown in FIG. 9 with one bit initial condition
differences in the LSB position. The trajectories have also 40 the statistical properties of chaotic sequences generated by
been observed to remain divergent for 4,000,000 iterations,
present invention systems to conventional (PN) sequences,
partial period auto-correlation and cross-correlation were
demonstrating the sensitive dependence on initial conditions. Also, this architecture has been simulated for more
computed. Partial periods of length 128 bits, 1024 bits and
32768 bits were used for both the auto and cross-correlation
than 5000 different initial condition loading cycles. The
(PN) sequences generated thereby have been exhaustively 45 computations. Gold sequences and n-sequences were chosen
tested with respect to their statistical properties, yielding
as representative conventional (PN) sequences since they are
results similar to that of the four cell stage. In addition,
widely known in DS-CDMA communication systems,
FIGS. l l a and I l b display 4,096 point truncated out and
including under IS-95. The chaotic generator shown in FIG.
4 has a 32 bit initial condition register, so 32 bit Gold and
cross-correlation plots of sample sequences obtained from
the architecture with a chaotically varied number of cells. so m-sequences were used for comparison. The results are
The results show that the sequences generated this way have
shown in Table 1.
the same chaotic and statistical properties as the four cell
architectures.
TABLE I
To assess hardware performance of a direct digital realization the four stane
architecture of FIG. 4 was imvle- ss
Chaotic sequence
m-sequence
old sequence
u
mented as an actual circuit. Substantial reductions in the
Autocorrelation
hardware complexity can be achieved by noting the %
scaling factor is canceled by the 2x operation of the directly
128-bit
0.312
0.281
0.390
1024-bit
0.128
0.121
0.138
quantized map shown in FIG. 3a. A further circuit simpli32768-bit
0.026
0.026
0.027
fication is possible by realizing that the modulus 256 opera- 60 crosscorrelation
tion can be performed by taking the eight Least Significant
Bits (LSB) of the map output. Hence, by exploiting these
128-bit
0.297
0.328
0.351
1024-bit
0.128
0.136
0.159
hardware simplifications, the circuit for the chaotic cell can
32768-bit
0.027
0.031
0.027
be reduced to a binary full-adder with an ignored carry
65
output bit, as depicted in FIG. 12.
The overall structure has been included within a test chip
It is known that the performance of a (DS-CDMA) system
that has been fabricated with 1.5 micron CMOS technology.
is highly dependent on the pair-wise cross-correlation prop-
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erties of the set of sequences. For chaotic sequences, deterbe understood that a directly quantized outputlinput map can
mining these properties is complicated by the fact that
comprise any number of cycles, and the claims are to be
memory of the generator is not well defined and trajectories
interpreted as such.
Having hereby disclosed the subject matter of the present
are of varying lengths. The results shown in Table 1 for the
chaotic sequences are observed upper bounds for 5000 s invention, it should be obvious that many modifications,
sequences that have comparable values of auto-correlation
substitutions, and variations of the present invention are
and generally lower values of cross-correlation. This clearly
possible in view of the teachings. It is therefore to be
suggests that the sequences may find application as spreadunderstood that the invention may be practiced other than as
ing sequences in a multi-user (DS-CDMA) system.
specifically described, and should be limited in its breadth
To explore the potential of chaotic sequences, the 10 and Scope only by the claims.
We claim:
sequence acquisition performance was simulated for an
1.A~suedo-noise(PN) sequence generator comprising N
asynchronous multi-user (DS-CDMA) system with additive
stages, each of said N stages comprising a digital chaotic
which Gaussian Noise (AWGN) and with Channel Interfermap cell having input means and output means, which
ence (CI). As in IS-95, a transmitter with quadrature phase
shift-keying (QPSK) spreading was assumed, ~h~ sequence IS digital chaotic map cell performs a directly quantized outacquisition performance (Pd) in the presence of (CI) may be
~ u t l i n ~ umapping
t
function such that a quantized binary
parameterized by the probability of false alarm (pfa), ~h~
input thereto results in a quantized binary output therefrom.
2. A~suedo-noise(PN) sequence generator as in claim 1,
probability of false alarm (Pfa) is the probability that the
sequence acquisition mechanism incorrectly synchronizes
in which the o u t ~ u t l i n ~ umapping
t
function is a directly
on the spreading sequence. Simulation results for (Pd) vs. 20 quantized version of an analog o u t ~ u t l i n ~ map
u t selected
(Pfa), for chaotic sequences with 32 bit initial conditions and
from the group consisting of:
tent;
32 bit m-sequences, are shown in FIG. 1 4 for the case of 30
single ramp and
interfering users. Also shown in FIG. 1 4 are the single user
multiple ramp.
upper bound and a worst case lower bound. In this work each
3. A~suedo-noise(PN) sequence generator as in claim 1,
interfering user was considered as a white noise source with 25
in which the Nth stage comprises:
variance given as l i s p in determining the worst case lower
said a digital chaotic map cell having input means and
bound, where
is the spreading factor, (chosen as 64 in
output means, which digital chaotic map cell performs
the presently reported work). The results in FIG. 1 4 show
a directly quantized outputlinput mapping function;
that the performance of the chaotic sequences is very similar
a combiner means comprising at least a first input means,
to that of the m-sequences and is consistent with the statis- 30
and an output means;
tical properties given in Table 1.
an m-bit shift register having input means and at least one
It should be appreciated that the large set of system
selection from the group consisting of:
parameters, (eg. initial conditions and internal configuration
parallel output means; and
of digital chaotic map cells etc.), in combination with the
Series Output means;
non-linear nature of directly quantized chaotic map cell, 35
said
P
~(PN) sequence
~ generator
~ further cOm~ris~
binary quantized output/input functions, makes present
ing
a
qUantizer
having
and
Output
means;
invention (PN) sequence generation systems applicable to
programmably secure applications to communications syssaid Output means
said quantizer being
for N=l,
or indirectly through at least a first m-bit shift register for
Present invention (PN) sequence generation systems
can be realized by hardware comprising on the order of 2000 40 N>1, functionally connected to the input means of said Nth
Stage m-bit shift register2 and
transistors in a 32 bit programmable system. Further, present
a
from the group consisting of:
invention (PN) sequence generation systems derive statistiSaid
parallel
Output means; and
cal characteristic properties from specific architecture and
Said series Output means;
integrated circuits used to implement them. This means that
the number of implementationspossible isvery large, and in 45 of said Nth stage m-bit shift register being functionally
with software control, (PN) sequences which
connected
said first
means
said Nth stage
biner means; and
are very long and difficult to detect are realizable.
a selection from the group consisting of:
It is also to be understood that the terminology "mapping
said series output means; and
function which is a directly quantized version of an analog
said parallel output means; and
outputlinput single ramp map", includes a quantized ramp
neither said series or parallel output means;
which has a generally positive Or generally negative 'lope
of said Nth stage rn-bit shift register being functionally
between a
magnitude start point and maxiconnected a second input means of said Nth stage combiner
mum magnitude end point, and which is stepwise continumeans;
ous between said cycle start and end points, and can include 55 said output means of said Nth stage combiner means being
a singe1 ramp which is phase shifted
that the minimum
functionally connected to said input means of said Nth stage
magnitude point is positioned between the cycle start and
digital chaotic map cell, and
end points.
said output means of said Nth stage digital chaotic map cell
It should be understood that digital chaotic map cells
being directly for N=l, or indirectly through at least a first
which perform a directly quantized o u t ~ u t l i n ~ mapping
ut
60 stage digital chaotic map cell for N>1, functionally confunction, can be realized by hardware, hardware in combinected to said input means of said quantizer;
nation with software, andlor by software driven look-up
such that in
tables etc.
a. said Nth stage m-bit shift register is loaded with an
It is also emphasized that while the Figures show single
initial m-bits; and
b. said Nth stage m-bit shift register parallel output andlor
and double cycle containing digital chaotic map cells which 65
perform a directly quantized outputlinput mapping function,
series output provides input to the Nth stage combiner
such is demonstrative and not limiting. Specifically it is to
means;

~
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such that:
one bit of said string of at least one output bit(s) is input to
the input means of the said m-bit shift register, thereby
c. said Nth stage combiner means, in response to input(s)
from the Nth stage m-bit shift register, provides an
sequentially causing bit shifting therein so that new input is
output which is input to said input means of said Nth
provided to the digital chaotic map cell, to the end that a new
stage digital chaotic map cell, which Nth stage digital s input bit is caused to enter said input means of said quanchaotic map cell outputs at least one bit which causes
tizer;
a bit to be input to the quantizer input means, such that
such that the quantizer output means outputs a psuedo-noise
said quantizer, in response, produces a string of at least
sequence of at least one bit(s).
a one output bit(s), one bit of said string of at least one
6. A one stage psuedo-noise (PN) sequence generator
outPutbit(s) being a first ~suedo-noisesequence output 10 system as in claim 5, wherein in use step c. is repeated at
bit, and
least twice.
one bit of said string of at least one output bit(s) causes input
7,A N one stage psuedo-noise (PN) sequence generator
of a bit to the input means of the said Nth stage m-bit shift
system as in claim 5 , in which at least one combiner means
register, thereby sequentially causing bit shifting therein so
comprises:
that new input is provided to the Nth stage digital chaotic IS
summation~and~divide-by-two
means;
map cell, to the end that a new input bit is caused to enter
m-bit shift register accessed by said second input thereto;
said input means of said quantizer;
the result being that the quantizer output means outputs a
means for
m-bits
said first
such that in use said summation-and-divide-by-two means is
psuedo-noise sequence of at least one bit(s).
4. An N stage psuedo-noise (PN) sequence generator 20 provided binary inputs from both said:
m-bit shift register accessed by said second input thereto;
system as in claim 3, in which the ~ t combiner
h
means
means for accepting m-bits from said first input thereto;
functionally connects an output from the Nth m-bit shift
register to the input of the Nth digital chaotic map cell.
and provides an m-bit binary half-sum thereof at its output.
5. A one stage psuedo-noise (PN) sequence generator
8. A one stage psuedo-noise (PN) sequence generator
system comprising:
2s system as in claim 5, in which the combiner means coma digital chaotic map cell having input means and output
prises means for accepting m-bits from a selection from the
means, which digital chaotic map cell performs a
group consisting of:
directly quantized outputlinput mapping function;
said parallel output; and
a combiner means comprising at least first input means,
said series output;
and an output means;
30 of said m-bit shift register.
an m-bit shift register having input means and at least one
9. A one stage psuedo-noise (PN) sequence generator
selection from the group consisting of:
system as in claim 5, in which the combiner means funcparallel output means; and
tionally connects an output from the m-bit shift register to
series output means; and
the input of the digital chaotic map cell.
35
a quantizer having input and output means;
lo.A
stage P
~ (PN) sequence
~
generator
~
said output means of said quantizer being functionally
'yStem
comprising:
connected to the input means of said m-bit shift register, and
first and second digital chaotic map cells each having
a selection from said group consisting of:
input means and output means, which digital chaotic
said parallel output means; and
map cells each perform directly quantized outputlinput
said series output means;
40
mapping functions;
of said m-bit shift register being functionally connected to
first and second combiner means which each comprise at
the first input means of said combiner means; and
least first input means, and an output means;
a selection from said group consisting of:
first and second m-bit shift registers, each having input
said series output means; and
means and at least one selection from the group consaid parallel output means; and
45
sisting of:
neither said series or parallel output means:
of said m-bit shift register being functionally connected to
parallel output means; and
the second input means of said combiner means;
series output means; and
said output means of said combiner means being functiona quantizer having input and output means;
ally connected to said input means of said digital chaotic so said output means of said quantizer being functionally
map cell, and
connected to the input means of said first m-bit shift register,
and
said output means of said digital chaotic map cell being
functionally connected to said input means of said quantizer;
said parallel output means of said first m-bit shift register
such that in use:
being functionally connected to the first input means of said
a. said m-bit shift register is loaded with an initial m-bits; ss first combiner means:
and
said series output means of said first m-bit shift register
b. said m-bit shift register parallel output andlor series
being functionally connected to the input means of said
output provide input to the combiner means;
second m-bit shift register;
such that:
c, said combiner means provides an output which is input 60 said Output means of said first combiner means being
functionally connected to said input means of said first
to said input means of said digital chaotic map cell,
digita1 chaotic map
and
which digital chaotic map cell outputs at least one bit
said
output
means
of
said
first digital chaotic map cell being
which is input to the quantizer input means, such that
functionally connected to said input means of said quantizer;
said quantizer, in response, produces a string of at least
a one output bit(s), one bit of said string of at least one 65 a selection from the group consisting of:
parallel output means; and
output bit(s) being a first psuedo-noise sequence output
bit, and
series output means;
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of said second m-bit shift register being functionally confirst, second and third m-bit shift registers, each having
nected to a selection from the group consisting of:
input means and at least one selection from the group
consisting of:
first input means; and
parallel output means; and
second input means;
s
series output means; and
of said second combiner means;
a quantizer having input and output means;
said output means of said second combiner means being
said output means of said quantizer being functionally
said
means
said
connected to the input means of said first m-bit shift register,
digital chaotic map cell, and
and
said output means of said second digital chaotic map cell 10 said parallel output means of said first m-bit shift register
being functionally connected to said second input means of
being functionally connected to the first input means of said
said first combiner means;
first combiner means;
such that in use:
said series output means of said first m-bit shift register
being functionally connected to the input means of said
a. said first and second m-bit shift registers are loaded
IS second m-bit shift register;
with an initial m-bits; and
said output means of said first combiner means being
b. said first m-bit shift register parallel output provides,
functionally connected to said input means of said first
input to the first combiner means first input means, and
digital chaotic map cell, and
said second m-bit shift register provides input to said
said output means of said first digital chaotic map cell being
second combiner means;
20 functionally connected to said input means of said quantizer;
such that:
said parallel output means of said second m-bit shift register
c. said first and second combiner means, in response to
being functionally connected to the first input means of said
input(s) thereto, each provide an output which is input
second combiner means;
to said input means of said first and second digital
said series output means of said second m-bit shift register
chaotic map cell, respectively, which first digital cha25 being functionally connected to the input means of said third
otic map cell outputs at least one bit which is input to
m-bit shift register;
the quantizer input means, such that said quantizer, in
said output means of said second combiner means being
response, produces a string of at least a one output
functionally connected to said input means of said second
bit(s), one bit of said string of at least one output bit(s)
digital chaotic map cell, and
being a first psuedo-noise sequence output bit, and
30 said output means of said second digital chaotic map cell
one bit of said string of at least one output bit(s) is input to
being functionally connected to said second input means of
the input means of the said first m-bit shift register, thereby
said first combiner means;
sequentially causing bit shifting in said first and second
a selection from the group consisting of:
m-bit shift registers so that each of the N combiner means,
parallel output means; and
respectively, provides new input to each of the N digital 35
series output means;
chaotic map
to the end that a new
bit is caused
said third rn-bit shift register being functionally connected
to enter said input means of said quantizer;
to a selection from the group consisting of:
such that the quantizer output means outputs a psuedo-noise
first input means; and
sequence of at least one bit(s).
second input means;
11. A two stage psuedo-noise (PN) sequence generator 40 of said third combiner means;
system as in claim 10, wherein in use step c. is repeated at
said output means of said third combiner means being
least twice.
functionally connected to said input means of said third
digital chaotic map cell, and
12. A two stage psuedo-noise (PN) sequence generator
said output means of said third digital chaotic map cell being
system as in claim 10, in which the at least one of the first
45 functionally connected to said second input means of said
and second combiner means comprises:
summation-and-divide-by-two means;
second combiner means;
that in
m-bit shift register accessed by said second input thereto;
a. said first, second and third m-bit shift registers are
means for accepting m-bits from said first input thereto;
loaded with an initial m-bits; and
such that in use each said summation-and-divide-by-two 50
outputs
b. said first and second rn-bit shift register
means is provided binary inputs from both said:
provide, respectively, input to the first and second
m-bit shift register accessed by said second input thereto;
combiner means first input means, and said third m-bit
means for accepting m-bits from said first input thereto;
shift register provides input to said third combiner
means;
and provides an m-bit binary half-sum thereof at its output.
that:
13. A two stage psuedo-noise (PN) sequence generator 55
C.said first, second and third combiner means, in response
system as in claim
in which the second combiner means
to inputs thereto, each provide an output which is input
functionally connects an output from the 2nd m-bit shift
to said input means of said first, second and third digital
register to the input of the 2nd digital chaotic map cell.
chaotic map cell, respectively, which first digital cha14' A three stage p
~ (PN) sequence
~
generator
~ 60
~ map cell~outputs at least
~ to
otic
one bit ~which is input
system comprising:
the quantizer input means, such that said quantizer, in
first, second and third digital chaotic map cells each
response, produces a string of at least a one output
having input means and output means, which digital
bit(s), one bit of said string of at least one output bit(s)
chaotic map cells each perform directly quantized
being a first psuedo-noise sequence output bit, and
outputlinput mapping functions;
65 one bit of said string of at least one output bit(s) is input to
the input means of the said first m-bit shift register, thereby
first, second and third combiner means which each comprise at least first means, and an output means;
sequentially causing bit shifting in said first, second and
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third m-bit shift registers so that each of the N combiner
means, respectively, provides new input to each of the N
digital chaotic map cells, to the end that a new input bit is
caused to enter said input means of said quantizer;
such that the quantizer output means outputs a psuedo-noise
sequence of at least one bit(s).
15. A three stage psuedo-noise (PN) sequence generator
system as in claim 14, wherein in use step c. is repeated at
least twice.
16. A three stage psuedo-noise (PN) sequence generator
system as in claim 14, in which the at least one of the first,
second and third combiner means comprises:
summation-and-divide-by-two means;
m-bit shift register accessed by said second input thereto;
means for accepting m-bits from said first input thereto;
such that in use each said summation-and-divide-by-two
means is provided binary inputs from both said:
m-bit shift register accessed by said second input thereto;
means for accepting m-bits from said first input thereto;
and provides an m-bit binary half-sum thereof at its output.
17. A three stage psuedo-noise (PN) sequence generator
system as in claim 14, in which the third combiner means
functionally connects an output from the 3rd m-bit shift
register to the input of the 3rd digital chaotic map cell.
18. A four stage psuedo-noise (PN) sequence generator
system comprising:
first, second, third and fourth digital chaotic map cells
each having input means and output means, which
digital chaotic map cells each perform directly quantized outputlinput mapping functions;
first, second, third and fourth combiner means which each
comprise at least first input means, and output means;
first, second, third and fourth m-bit shift registers, each
having input means and at least one selection from the
group consisting of:
parallel output means; and
series output means; and
a quantizer having input and output means;
said output means of said quantizer being functionally
connected to the input means of said first m-bit shift register,
and
said parallel output means of said first m-bit shift register
being functionally connected to the first input means of said
first combiner means;
said series output means of said first m-bit shift register
being functionally connected to the input means of said
second m-bit shift register;
said output means of said first combiner means being
functionally connected to said input means of said first
digital chaotic map cell, and
said output means of said first digital chaotic map cell being
functionally connected to said input means of said quantizer;
said parallel output means of said second m-bit shift register
being functionally connected to the first input means of said
second combiner means;
said series output means of said second m-bit shift register
being functionally connected to the input means of said third
m-bit shift register;
said output means of said second combiner means being
functionally connected to said input means of said second
digital chaotic map cell, and
said output means of said second digital chaotic map cell
being functionally connected to said second input means of
said first combiner means;
said parallel output means of said third rn-bit shift register
being functionally connected to the first input means of said
third combiner means;

said series output means of said third m-bit shift register
being functionally connected to the input means of said
fourth m-bit shift register;
said output means of said third combiner means being
functionally connected to said input means of said third
digital chaotic map cell, and
said output means of said third digital chaotic map cell being
functionally connected to said second input means of said
second combiner means;
a selection from the group consisting of:
parallel output means; and
series output means;
of said third m-bit shift register being functionally connected
to a selection from the group consisting of:
first input means; and
second input means;
of said third combiner means;
said output means of said fourth combiner means being
functionally connected to said input means of said fourth
digital chaotic map cell, and
said output means of said fourth digital chaotic map cell
being functionally connected to said second input means of
said third combiner means;
that in
a. said first, second, third and fourth m-bit shift registers
are loaded with an initial m-bits; and
b. said first, second and third m-bit shift register parallel
outputs provide inputs to the first, second and third
combiner means first input means, and said fourth
m-bit shift register provides input to the fourth combiner means;
such that:
c. said first, second, third and fourth combiner means, in
response to inputs thereto, each provide an output
which is input to said input means of said first, second,
third and fourth digital chaotic map cell, respectively,
which first digital chaotic map cell outputs at least one
bit which is input to the quantizer input means, such
that said quantizer, in response, produces a string of at
least a one output bit(s), one bit of said string of at least
one output bit(s) being a first psuedo-noise sequence
output bit, and
one bit of said string of at least one output bit(s) is input to
the input means of the said first m-bit shift register, thereby
sequentially causing bit shifting in said first, second, third
and fourth m-bit shift registers so that each of the N
combiner means, respectively, provides new input to each of
the N digital chaotic map cells, to the end that a new input
bit is caused to enter said input means of said quantizer;
such that the quantizer output means outputs a psuedo-noise
sequence of at least one bit(s).
19, A four stage psuedo-noise ( p ~ sequence
)
generator
system as in claim 18, wherein step c, is repeated at least
twice.
20, A four stage psuedo-noise (PN) sequence generator
system as in claim 18, in which at least one of the first,
second, third and fourth combiner means comprises:
summation-and-divide-by-two means;
m-bit shift register accessed by said second input thereto;
means for accepting m-bits from said first input thereto;
such that in use each said summation-and-divide-by-two
means is provided binary inputs from both said:
m-bit shift register accessed by said second input thereto;
means for accepting m-bits from said first input thereto;
and provides an m-bit binary half-sum thereof at its output.
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21. A four stage psuedo-noise (PN) sequence generator
system as in claim 18, in which the fourth combiner means
functionally connects an output from the 4th m-bit shift
register to the input of the 4th digital chaotic map cell.
22. An N stage psuedo-noise (PN) sequence generator 5
system comprising:
N digital chaotic map cells each having input means and
output means, which digital chaotic map cells each
perform directly quantized outputlinput mapping funclo
tions;
N combiner means which each comprise at least first input
means, and an output means;
N m-bit shift registers, each having input means and at
least one selection from the group consisting of:
15
parallel output means; and
series output means; and
a quantizer having input and output means;
said output means of said quantizer being functionally
connected to the input means of said first rn-bit shift register,
20
and
said parallel output means of each of the first to the N-1 th
m-bit shift register being functionally connected to the first
input means of the corresponding combiner means;
the series output means of said 1st m-bit shift register being
functionally connected to the input means of the (N-(N-2)) 25
m-bit shift register; and
the series output means of said (N-(N-2)) rn-bit shift
register being functionally connected to the input means of
the (N-(N-3)) m-bit shift register;
with said interconnection progression continuing to the 30
point that the series output means of the (N-l)th rn-bit shift
register is functionally interconnected to the input of the Nth
m-bit shift register;
a selection from the group consisting of:
35
parallel output means; and
series output means;
of said Nth m-bit shift register being functionally connected
to a selection from the group consisting of:
first input means; and
40
second input means;
of said Nth combiner means;
said output means of said ~ t combiner
h
means being
functionally connected to said input means of said Nth
45
digital chaotic map cell, and
said output means of said Nth digital chaotic map cell being
functionally connected to said second input means of the
(N-1)th combiner means;
said output means of said (N-1)th combiner means being
functionally connected to the input means of the (N-1)
digital chaotic map cell;
said output means of said (N-1)th digital chaotic map cell
being functionally connected to the second input means of
the (N-2) combiner cell;
55
said output means of said (N-2)th combiner means being
functionally connected to the input means of the (N-2)
digital chaotic map cell;
with said interconnection progression continuing to the
point that the output means of the (N-(N-2))th combiner 60
means is functionally connected to the input means of the 1st
digital chaotic map cell;
the output means of said first digital chaotic map cell being
functionally connected to said input means of said quantizer;
such that in use:
65
a. each of said N, m-bit shift registers, is loaded with an
initial m-bits; and

28
b. each of the N, m-bit shift registers provides input to
input means of the combiner means to which it is
functionally connected; and
such that:
c. said N combiner means each, in response to input(s)
thereto, provides an output which is input to said input
means of said corresponding Nth digital chaotic map
cell, respectively, which first digital chaotic map cell
outputs at least one bit which is input to the quantizer
input means, such that said quantizer, in response,
produces a string of at least a one output bit(s), one bit
of said string of at least one output bit(s) being a first
psuedo-noise sequence output bit, and
one bit of said string of at least one output bit(s) is input to
the input means of the said first m-bit shift register, thereby
sequentially causing bit shifting in each of said N m-bit shift
registers so that each of the N combiner means, respectively,
provides new input to each of the N digital chaotic map cells,
to the end that a new input bit is caused to enter said input
means of said quantizer;
such that the quantizer output means outputs a ~suedo-noise
at least One bit(s).
23. An N stage psuedo-noise (PN) sequence generator
System as in claim 22, in which step c. is repeated at least
times.
24. An N stage psuedo-noise (PN) sequence generator
System as in claim 22, in which at least one of the N
means
summation-and-divide-by-two means;
m-bit shift register accessed by said second input thereto;
means for accepting m-bits from said first input thereto;
such that in use each said summation-and-divide-by-two
means is provided binary inputs from both said:
m-bit shift register accessed by said second input thereto;
means for accepting m-bits from said first input thereto;
and provides an m-bit binary half-sum thereof at its output.
25. An N stage psuedo-noise (PN) sequence generator
system as in claim 22, in which the Nth combiner means
functionally connects an output from the Nth m-bit shift
register the input of the Nth digital chaotic map cell.
26. An N stage psuedo-noise (PN) sequence generator
system as in claim 22, in which step c. is repeated at least
Nxm times.
27. Aparallel psuedo-noise (PN) generating system comprising:
A. at least two N stage psuedo-noise (PN) sequence
generator systems, wherein each said N stage psuedonoise (PN) sequence generator system comprises:
N digital chaotic map cells each having input means
and output means, which digital chaotic map cells
each perform directly quantized outputlinput mapping functions;
N combiner means which each comprise at least first
input means, and an output means;
N m-bit shift registers, each having input means and at
least one selection from the group consisting of:
parallel output means; and
series output means; and
a quantizer having input and output means;
said output means of said quantizer being functionally
connected to the input means of said first m-bit shift register,
and
said parallel output means of each of the first to the N-lth
m-bit shift register being functionally connected to the first
input means of the corresponding Nth combiner means;
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the series output means of said 1st m-bit shift register being
functionally connected to the input means of the (N-(N-2))
m-bit shift register; and
the series output means of said (N-(N-2) m-bit shift register
being functionally connected to the input means of the
(N-(N-3)) m-bit shift register; with said interconnection
progression continuing to the point that the series output
means of the (N-1)th m-bit shift register is functionally
interconnected to the input of the Nth m-bit shift register;
a selection from the group consisting of:
parallel output means; and
series output means;
of said Nth m-bit shift register being functionally connected
to a selection from the group consisting of:
first input means; and
second input means;
of said Nth combiner means;
said output means of said Nth combiner means being
functionally connected to said input means of said Nth
digital chaotic map cell, and
said output means of said Nth digital chaotic map cell being
functionally connected to said second input means of the
(N-1)th combiner means;
said output means of said (N-1)th combiner means being
functionally connected to the input means of the (N-1)
digital chaotic map cell;
said output means of said (N-1)th digital chaotic map cell
being functionally connected to the second input means of
the (N-2) combiner cell;
said output means of said (N-2)th combiner means being
functionally connected to the input means of the (N-2)
digital chaotic map cell;
with said interconnection progression continuing to the
point that the output means of the (N-(N-2))th combiner
means is functionally connected to the input means of the 1st
digital chaotic map cell;
the output means of said first digital chaotic map cell being
functionally connected to said input means of said quantizer;
such that in use:
a. each of said N, m-bit shift registers, is loaded with an
initial m-bits; and
b. each of the N, m-bit shift registers provides input to the
first input means of the combiner means to which it is
functionally connected; and
such that:
c. said N combiner means each, in response to input(s)
thereto provides an output which is input to said input
means of said corresponding Nth digital chaotic map
cell, respectively, which first digital chaotic map cell
outputs at least one bit which is input to the quantizer
input means, such that said quantizer, in response,
produces a string of at least a one output bit(s), one of
said string of at least one output bit(s) being a first
psuedo-noise sequence output bit, and
one bit of said string of at least one output bit(s) is input to
the input means of the said first m-bit shift register, thereby
sequentially causing bit shifting in each of said N m-bit shift
registers so that each of the N combiner means, respectively,
provides new input to each of the N digital chaotic map cells,
to the end that a new input bit is caused to enter said input
means of said quantizer;
such that the quantizer output means is caused to output a
psuedo-noise sequence of at least one bit(s);
B. control means for selecting access to the quantizer
output means of one of said at least two N stage
psuedo-noise (PN) sequence generator systems.
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28. A series psuedo-noise (PN) generating system comprising:
A. an N stage psuedo-noise (PN) sequence generator
system, wherein said N stage psuedo-noise (PN)
s
sequence generator system comprises:
N digital chaotic map cells each having input means
and output means, which digital chaotic map cells
each perform directly quantized outputlinput mapping functions;
10
N combiner means which each comprise at least first
input means, and output means;
N m-bit shift registers, each having input means and at
least one selection from the group consisting of:
parallel output means; and
IS
series output means; and
a quantizer having input and output means;
said output means of said quantizer being functionally
connected to the input means of said first m-bit shift register,
and
20
said parallel output means of each of the first to the N-lth
m-bit shift register being functionally connected to the
first input means of the corresponding Nth combiner
means;
the series output means of said 1st m-bit shift register being
25 functionally connected to the input means of the (N-(N-2))
m-bit shift register; and
the series output means of said (N-(N-2) m-bit shift register
being functionally connected to the input means of the
(N-(N-3)) m-bit shift register;
30
with said progression continuing to the point that the series
output means of the (N-1)th m-bit shift register is functionally interconnected to the input of the Nth m-bit shift
register;
35 a selection from the group consisting of:
parallel output means; and
series output means;
said ~ t rn-bit
h shift register being functionally connected
to a selection from the group consisting of:
40
first input means; and
second input means;
of said Nth combiner means;
said output means of said Nth combiner means being
functionally connected to said input means of said Nth
45 digital chaotic map cell, and
said output means of said Nth digital chaotic map cell being
functionally connected to said second input means of the
(N-l)th combiner means;
said output means of said (N-1)th combiner means being
so
connected to the
means of the (N-l)
digital chaotic map cell;
said Output means
said (N-l)th digita1
map
being functionally connected to the second input means of
the (N-2) combiner cell;
55
said Output means
said (N-2)th
means being
the
means
the (N-2)
digita1
map
with said interconnection progression continuing to the
60 point that the output means of the (N-(N-z))th combiner
means is functionally connected to the input means of the 1st
digital chaotic map cell;
the output means of said first digital chaotic map cell being
functionally connected to said input means of said quantizer;
65 such that in use:
a. each of said N, m-bit shift registers, is loaded with an
initial m-bits; and
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b. each of the N, m-bit shift registers provides input to the
stage digital chaotic map cell for N>1, functionally confirst input means of the combiner means to which it is
nected to said input means of said quantizer;
functionally connected; and
such that in use:
such that:
a. said Nth stage m-bit shift register is loaded with an
initial m-bits; and
c. said N combiner means each, in response to input(s) s
thereto provides an output which is input to said input
b. said Nth stage m-bit shift register parallel output andlor
means of said corresponding Nth digital chaotic map
series output provides input to the Nth stage combiner
cell, respectively, which first digital chaotic map cell
means;
outputs at least one bit which is input to the quantizer
such that:
input means, such that said quantizer, in response, 10 c. said Nth stage combiner means, in response to input(s)
produces a string of at least a one output bit(s), one of
from the Nth stage m-bit shift register, provides an
output which is input to said input means of said Nth
said string of at least one output bit(s) being a first
psuedo-noise sequence output bit, and
stage digital chaotic map cell, which Nth stage digital
chaotic map cell outputs at least one bit which causes
one bit of said string of at least one output bit(s) is input to
a bit to be input to the quantizer input means, such that
the input means of the said first m-bit shift register, thereby IS
sequentially causing bit shifting in each of said N m-bit shift
said quantizer, in response, produces a string of at least
registers so that each of the N combiner means, respectively,
a one output bit(s), one bit of said string of at least one
provides new input to each of the N digital chaotic map cells,
output bit(s) being a first psuedo-noise sequence output
to the end that a new input bit is caused to enter said input
bit, and
20 one bit of said string of at least one output bit(s) causes input
means of said quantizer;
such that the quantizer output means is caused to output a
of a bit to the input means of the said Nth stage m-bit shift
register, thereby sequentially causing bit shifting therein so
psuedo-noise sequence of at least one bit(s);
B. control means for selecting how many stages N the
that new input is provided to the Nth stage digital chaotic
map cell, to the end that a new input bit is caused to enter
psuedo-noise (PN) sequence generator system com25 said input means of said quantizer;
prises at a given time.
29.Amethod of generating apsuedo-noise (PN) sequence
the result being that the quantizer output means outputs a
comprising the steps of:
psuedo-noise sequence of at least one bit(s);
A. providing a psuedo-noise (PN) sequence generator
B. causing each of the N m-bit shift registers to be loaded
comprising N stages, each of said N stages comprising
with an initial m-bits.
30. An N stage psuedo-noise (PN) sequence generator
a digital chaotic map cell having input means and 30
output means, which digital chaotic map cell performs
system in which each (N-1) stage comprises:
digital chaotic map cell having input means and output
a quantized outputlinput mapping function such that a
means, which digital chaotic map cell performs a
binary input thereto results in a binary output therefrom;
directly quantized outputlinput mapping function;
35
combiner means which comprises first and second input
in which the Nth stage comprises:
a digital chaotic map cell having input means and output
means, and output means; and
means, which digital chaotic map cell performs a
m-bit shift register having input means and parallel output
means and series output means;
directly quantized outputlinput mapping function;
a combiner means comprising at least a first input means,
which psuedo-noise (PN) sequence generator system further
40 comprises a quantizer having input and output means;
and an output means;
an m-bit shift register having input means and at least one
said output means of said quantizer being functionally
selection from the group consisting of:
connected to the input means of said first m-bit shift register,
parallel output means; and
and
series output means;
said parallel output means of each of the (N-1) m-bit shift
said psuedo-noise (PN) sequence generator further compris- 45 registers being functionally connected to the first input
ing a quantizer having input and output means;
means of the corresponding combiner means;
the series output means of said first stage m-bit shift register
said output means of said quantizer being directly for N=l,
or indirectly through at least a first m-bit shift register for
being functionally connected to the input means of the
N>1, functionally connected to the input means of said Nth
second m-bit shift register;
so the output of said second digital chaotic map cell being
stage m-bit shift register, and
a selection from the group consisting of:
functionally connected to the second input of the first
said parallel output means; and
combiner means;
said series output means;
the output of the first combiner means being functionally
of said Nth stage m-bit shift register being functionally
connected to the input of the first digital chaotic map cell;
connected to said first input means of said Nth stage com- ss the output means of said first digital chaotic map cell being
biner means; and
functionally connected to said input means of said quantizer;
optionally a selection from the group consisting of:
such that in use:
said series output means; and
a. each of said N, m-bit shift registers, is loaded with an
said parallel output means;
initial m-bits; and
b. the parallel output of each of the first and second m-bit
of said Nth stage m-bit shift register being functionally 60
connected a second input means of said Nth stage combiner
shift registers provides input to first input means of the
means;
first and second combiner means respectively, to which
said output means of said Nth stage combiner means being
it is functionally connected; and
functionally connected to said input means of said Nth stage
such that:
65
c. said first and second combiner means each, in response
digital chaotic map cell, and
said output means of said Nth stage digital chaotic map cell,
to input(s) thereto, provides an output which is input to
said input means of said corresponding first and second
being directly for N=l, or indirectly through at least a first

US 6,981,010 B1

33

34

digital chaotic map cell, respectively, which first digital
the output of said second digital chaotic map cell being
chaotic map cell outputs at least one bit which is input
functionally connected to the second input of the first
to the quantizer input means, such that said quantizer,
combiner means;
in response, produces a string of at least a one output
the output of the first combiner means being functionally
bit(s), one bit of said string of at least one output bit(s) s connected to the input of the first digital chaotic map cell;
being a first psuedo-noise sequence output bit, and
the output means of said first digital chaotic map cell being
functionally connected to said input means of said quantizer;
one bit of said string of at least one output bit(s) is input to
the input means of the said first m-bit shift register, thereby
such that in use:
sequentially causing bit shifting in each of said N m-bit shift
a. each of said N, m-bit shift registers, is loaded with an
initial m-bits; and
registers so that each of the N combiner means, respectively, 10
provides new input to each of the N digital chaotic map cells,
b. the parallel output of each of the first and second m-bit
to the end that a new input bit is caused to enter said input
shift registers provides input to first input means of the
means of said quantizer;
first and second combiner means respectively, to which
such that the quantizer output means outputs a psuedo-noise
it is functionally connected; and
IS such that:
sequence of at least one bit(s).
31. A method of generating a psuedo-noise (PN) sequence
c. said first and second combiner means each, in response
comprising the steps of:
to input(s) thereto, provides an output which is input to
A. providing an N stage psuedo-noise (PN) sequence
said input means of said corresponding first and second
digital chaotic map cell, respectively, which first digital
generator system in which each (N-1) stage comprises:
digital chaotic map cell having input means and output 20
chaotic map cell outputs at least one bit which is input
means, which digital chaotic map cell performs a
to the quantizer input means, such that said quantizer,
in response, produces a string of at least a one output
directly quantized outputlinput mapping function;
bit(s), one bit of said string of at least one output bit(s)
combiner means which comprises first and second
input means, and output means; and
being a first psuedo-noise sequence output bit, and
m-bit shift register having input means and parallel 25 one bit of said string of at least one output bit(s) is input to
output means and series output means;
the input means of the said first m-bit shift register, thereby
which psuedo-noise (PN) sequence generator system further
sequentially causing bit shifting in each of said N m-bit shift
comprises a quantizer having input and output means;
registers so that each of the N combiner means, respectively,
said output means of said quantizer being functionally
provides new input to each of the N digital chaotic map cells,
connected to the input means of said first m-bit shift register, 30 to the end that a new input bit is caused to enter said input
and
means of said quantizer;
such that the quantizer output means outputs a psuedo-noise
said parallel output means of each of the (N-1) m-bit shift
registers being functionally connected to the first input
sequence of at least one bit(s);
means of the corresponding combiner means;
B. causing each of the N m-bit shift registers to be loaded
with an initial m-bits.
the series output means of said first stage m-bit shift register 35
being functionally connected to the input means of the
* * * * *
second m-bit shift register;

